

1 1. An integrated circuit functioning as an InfiniBand
2 channel adapter and an InfiniBand switch, comprising:
3 a plurality of InfiniBand media access controllers
4 (MACs), for transceiving InfiniBand packets;
5 a plurality of local bus interfaces, for performing
6 addressed data transfers on a plurality of local
7 buses coupled thereto;
8 a bus router, for performing transport layer operations
9 between said plurality of InfiniBand MACs and said
10 plurality of local bus interfaces; and
11 a transaction switch, coupled to each of said plurality
12 of InfiniBand MACs, said plurality of local bus
13 interfaces, and said bus router, for switching
14 data and transactions therebetween.

1 2. The integrated circuit of claim 1, further comprising:
2 a plurality of transaction queues, associated with said
3 plurality of InfiniBand MACs, said plurality of
4 local bus interfaces, and said bus router, coupled
5 to said transaction switch, for storing said
6 transactions.

1 3. The integrated circuit of claim 1, further comprising:
2 a memory, shared by said plurality of InfiniBand MACs,
3 said plurality of local bus interfaces, and said
4 bus router, for buffering data received thereby.

1 4. The integrated circuit of claim 3, wherein said
2 transaction switch comprises:

3 a buffer manager, for allocating portions of said
4 memory to said plurality of InfiniBand MACs, said
5 plurality of local bus interfaces, and said bus
6 router, for buffering said data received thereby.

1 5. The integrated circuit of claim 4, wherein said buffer
2 manager performs said allocating in a substantially as-
3 needed manner.

1 6. The integrated circuit of claim 3, wherein said bus
2 router is configured to write an InfiniBand packet
3 header into said memory via said transaction switch
4 along addressed data stored in said memory by one of
5 said plurality of local bus interfaces to create an
6 InfiniBand packet.

1 7. The integrated circuit of claim 3, wherein said
2 plurality of local bus interfaces are configured to
3 read a payload portion of an InfiniBand packet stored
4 in said memory and to transmit said payload portion on
5 one or more of the plurality of local buses coupled
6 thereto.

1 8. The integrated circuit of claim 7, wherein said payload
2 portion is located in said memory at an offset

3 specified in a transaction posted by said bus router to
4 said plurality of local bus interfaces via said
5 transaction switch.

1 9. The integrated circuit of claim 1, wherein at least one
2 of said plurality of local bus interfaces comprises a
3 PCI bus interface.

1 10. The integrated circuit of claim 1, wherein said
2 transaction switch is configured to receive a
3 transaction posted by a first of said plurality of
4 InfiniBand MACs in response to a packet received by
5 said first of said plurality of InfiniBand MACs and to
6 selectively switch said transaction to one of a second
7 of said plurality of InfiniBand MACs and said bus
8 router.

1 11. The integrated circuit of claim 10, wherein said
2 transaction switch selectively switches said
3 transaction based on an InfiniBand destination local
4 identification value included in said transaction.

1 12. The integrated circuit of claim 11, wherein said
2 transaction switch selectively switches said
3 transaction to said bus router if an entry associated
4 with said InfiniBand destination local identification
5 value in a mapping table of said transaction switch

6 indicates said transaction is destined for said bus
7 router.

1 13. The integrated circuit of claim 12, wherein said
2 transaction switch selectively switches said
3 transaction to one of said plurality of InfiniBand MACs
4 based on which of said plurality of InfiniBand MACs is
5 associated with said InfiniBand destination local
6 identification value in said mapping table if said
7 entry indicates said transaction is not destined for
8 said bus router.

1 14. The integrated circuit of claim 11, wherein said first
2 MAC parses said InfiniBand destination local
3 identification value from said packet.

1 15. The integrated circuit of claim 10, wherein said
2 transaction includes an InfiniBand virtual lane number
3 parsed from said packet.

1 16. The integrated circuit of claim 10, wherein said
2 transaction includes a destination queue pair number
3 parsed from said packet.

1 17. The integrated circuit of claim 1, wherein said
2 transaction switch is configured to receive a
3 transaction posted by said bus router and to
4 selectively switch said transaction to one of said

5 plurality of InfiniBand MACs and one of one of said
6 plurality of local bus interfaces.

1 18. The integrated circuit of claim 17, wherein said
2 transaction switch selectively switches said
3 transaction based on a transaction type value included
4 in said transaction.

1 19. The integrated circuit of claim 18, wherein said
2 transaction switch selectively switches said
3 transaction to one of said plurality of local bus
4 interfaces based on whether a local bus address
5 included in said transaction falls into one or more
6 predetermined address ranges of the plurality of local
7 buses.

1 20. The integrated circuit of claim 17, wherein said
2 transaction includes an address in an address range of
3 the plurality of local buses.

1 21. The integrated circuit of claim 1, further comprising a
2 local bus bridge coupled between said plurality of
3 local bus interfaces for buffering data therebetween.

1 22. The integrated circuit of claim 1, wherein said
2 transaction switch is configured to receive a
3 transaction posted by a first of said plurality of
4 local bus interfaces in response to an addressed data

5 transfer received by said first of said plurality of
6 local bus interfaces and to switch said transaction to
7 a second of said plurality of local bus interfaces.

1 23. A transaction switch for switching data between a
2 plurality of data devices, comprising:
3 a memory, shared by the plurality of data devices for
4 buffering data received thereby;
5 multiplexing logic, for controlling the transfer of
6 data between the plurality of data devices and
7 said memory; and
8 control logic, for controlling said multiplexing logic;
9 wherein the plurality of data devices comprise a
10 plurality of packetized data devices and a
11 plurality of addressed data devices;
12 wherein said control logic is configured to selectively
13 control said multiplexing logic to transfer data
14 through said memory between two of said packetized
15 data devices and between one of said packetized
16 data devices and one of said addressed data
17 devices.

1 24. The transaction switch of claim 23, wherein said
2 control logic is further configured to selectively
3 control said multiplexing logic to transfer data

4 through said memory between two of said addressed data
5 devices.

1 25. The transaction switch of claim 23, wherein said
2 control logic is configured to selectively control said
3 multiplexing logic to transfer data through said memory
4 between two of said packetized data devices and between
5 one of said packetized data devices and one of said
6 addressed data devices concurrently.

1 26. The transaction switch of claim 23, wherein at least
2 two of said packetized data devices comprise InfiniBand
3 interfaces.

1 27. The transaction switch of claim 23, wherein at least
2 two of said addressed data devices comprise PCI bus
3 interfaces.

1 28. The transaction switch of claim 23, further comprising:
2 a buffer manager, for allocating portions of said
3 memory to the plurality of data devices for
4 buffering said data.

1 29. The transaction switch of claim 28, wherein said buffer
2 manager is configured to perform said allocating on
3 substantially a first-come-first-serve basis.

1 30. The transaction switch of claim 23, wherein said
2 control logic is configured to selectively control said
3 multiplexing logic to transfer data through said memory
4 between two of said packetized data devices and between
5 one of said packetized data devices and one of said
6 addressed data devices in response to a transaction
7 posted to the transaction switch by the plurality of
8 data devices.

1 31. The transaction switch of claim 30, wherein said
2 transaction comprises a command to transfer data
3 between said memory and one of the plurality of data
4 devices.

1 32. The transaction switch of claim 31, wherein said
2 transaction comprises an address of a buffer within
3 said memory wherein is stored said data to be
4 transferred in response to said command.

1 33. The transaction switch of claim 32, wherein said
2 transaction comprises an offset within said buffer for
3 addressing portions of said data.

1 34. The transaction switch of claim 30, wherein said
2 transaction comprises a tag for uniquely identifying
3 said transaction from other transactions posted to the
4 transaction switch by the plurality of data devices.

1 35. The transaction switch of claim 23, wherein the
2 plurality of data devices comprise a transport layer
3 device, wherein the transaction switch is configured to
4 receive transactions from said transport layer device
5 for performing protocol translation of data between
6 said one of said packetized data devices and said one
7 of said addressed data devices.

1 36. A transaction switch for switching transactions and
2 data between a plurality of data interfaces, the
3 transaction switch comprising:
4 a memory, shared by the plurality of data interfaces,
5 for buffering data received thereby;
6 a plurality of transaction queues, associated with each
7 of the plurality of data interfaces, configured to
8 store transactions, said transactions adapted to
9 convey information to enable the plurality of data
10 interfaces to transfer said data according to a
11 plurality of disparate data transfer protocols
12 supported thereby; and
13 control logic, configured to route said data through
14 said shared memory between the plurality of data
15 interfaces and to switch said transactions between
16 the plurality of data interfaces.

1 37. The transaction switch of claim 36, wherein said
2 control logic is configured to route said data between
3 the plurality of data interfaces through said shared
4 memory in response to said transactions received from
5 said plurality of transaction queues.

1 38. The transaction switch of claim 36, wherein at least a
2 portion of said plurality of transaction queues is
3 configured to store transactions adapted to convey
4 information necessary to transfer data according to an
5 InfiniBand protocol.

1 39. The transaction switch of claim 36, wherein at least a
2 portion of said plurality of transaction queues is
3 configured to store transactions adapted to convey
4 information necessary to transfer data according to an
5 PCI bus protocol.

1 40. The transaction switch of claim 36, wherein said
2 control logic is further configured to modify a
3 transaction received from one of said plurality of
4 transaction queues associated with a first of the
5 plurality of data devices and to send said modified
6 transaction to another one of said plurality of
7 transaction queues.

1

1 41. An integrated circuit, comprising:
2 at least three data interfaces;
3 a memory, shared by said at least three data interfaces
4 for buffering data therebetween; and
5 a transaction switch, coupled to said at least three
6 data interfaces and said memory, for dynamically
7 allocating portions of said memory to said at
8 least three data interfaces for storing data
9 therein, and for controlling access to said
10 allocated portions of said memory by each of said
11 at least three data interfaces;
12 wherein at least one of said at least three data
13 interfaces is of a different type than the others.

1 42. The integrated circuit of claim 41, wherein at least
2 one of said at least three data interfaces is a
3 packetized data interface and at least one of said at
4 least three data interfaces is an addressed data
5 interface.

1 43. The integrated circuit of claim 42, wherein said at
2 least one packetized data interface is an InfiniBand
3 interface.

1 44. The integrated circuit of claim 42, wherein said at
2 least one addressed data interface is a PCI interface.

1 45. The integrated circuit of claim 41, wherein said
2 transaction switch is configured to receive a
3 transaction from a first of said at least three data
4 interfaces and to selectively switch said transaction
5 to one of another of said at least three data
6 interfaces.

1 46. The integrated circuit of claim 45, wherein said
2 transaction is a packetized data transaction including
3 packet destination information.

1 47. The integrated circuit of claim 46, wherein said
2 transaction switch is configured to selectively switch
3 said packetized data transaction to said another of
4 said at least three data interfaces based on said
5 packet destination information and information stored
6 in a mapping table of said transaction switch.

1 48. The integrated circuit of claim 47, wherein said
2 transaction switch is configured to selectively switch
3 said packetized data transaction to said another of
4 said at least three data interfaces further based on
5 information stored in a table mapping said packet
6 destination information to said at least three data
7 interfaces.

1 49. The integrated circuit of claim 45, wherein in a first
2 instance of said transaction said first and one of
3 another of said at least three data interfaces are of a
4 same type of interface, wherein in a second instance of
5 said transaction said first and one of another of said
6 at least three data interfaces are of a different type
7 of interface.

1 50. The integrated circuit of claim 49, wherein in said
2 first instance each of said first and one of another of
3 said at least three data interfaces is a packetized
4 data interface type.

1 51. The integrated circuit of claim 49, wherein in said
2 second instance said first of said at least three data
3 interfaces is a packetized data interface type and said
4 one of another of said at least three data interfaces
5 is an interface type capable of translating between
6 packetized and addressed data.

1 52. The integrated circuit of claim 49, wherein in said
2 second instance said first of said at least three data
3 interfaces is a packetized data interface type and said
4 one of another of said at least three data interfaces
5 is a transport level data interface.

1 53. The integrated circuit of claim 45, wherein said
2 transaction switch is configured to modify said
3 transaction received from said first of said at least
4 three data interfaces prior to selectively switching
5 said received transaction to said one of another of
6 said at least three data interfaces.

1 54. The integrated circuit of claim 41, wherein said
2 transaction switch is configured to receive a
3 transaction from a first of said at least three data
4 interfaces and to selectively switch said received
5 transaction to two or more of another of said at least
6 three data interfaces.

1 55. The integrated circuit of claim 41, further comprising:
2 a plurality of transaction queues, coupled between said
3 transaction switch and said at least three data
4 interfaces, for storing transactions between said
5 transaction switch and said at least three data
6 interfaces.

1 56. The integrated circuit of claim 55, further comprising
2 a programmable register for specifying for at least a
3 plurality of said plurality of transaction queues a
4 number of transaction slots to be allocated for storing
5 said transactions.

1 57. The integrated circuit of claim 41, wherein at least
2 one of said at least three data interfaces comprises a
3 bus router for performing a transport layer function
4 between at least two other of said at least three data
5 interfaces which support disparate data protocols.

1 58. The integrated circuit of claim 41, further comprising:
2 a bus router, coupled to the transaction switch, for
3 performing transport layer functions between said
4 at least three data interfaces having different
5 data protocols.

1 59. The integrated circuit of claim 58, wherein said bus
2 router is configured to write packet header information
3 into said allocated portions of said memory.

1 60. The integrated circuit of claim 41, wherein a first of
2 said at least three data interfaces is configured to
3 post a transaction to said transaction switch for
4 instructing a second of said at least three data
5 interfaces to transfer data to or from an offset in one
6 of said allocated portions of said memory associated
7 with a payload portion of a data packet.

1 61. The integrated circuit of claim 41, wherein said
2 transaction switch is further configured to de-allocate
3 said portions of said memory.

1 62. The integrated circuit of claim 41, wherein said
2 transaction switch is configured to dynamically
3 allocate said portions of said memory to said at least
4 three data interfaces on a substantially as needed
5 basis.

1 63. An integrated circuit, comprising:
2 a plurality of packetized data interfaces;
3 a plurality of addressed data interfaces; and
4 a transaction switch, coupled to said plurality of
5 packetized data interfaces and to said plurality
6 of addressed data interfaces;
7 wherein said transaction switch is configured to switch
8 a packetized data transaction from a first of said
9 plurality of packetized data interfaces to a
10 second of said plurality of packetized data
11 interfaces and to switch an addressed data
12 transaction from a first of said addressed data
13 interfaces to a second of said addressed data
14 interfaces.

1 64. The integrated circuit of claim 63, further comprising:
2 a routing device, coupled to said transaction switch,
3 for performing protocol translation between said
4 plurality of packetized data interfaces and said
5 plurality of addressed data interfaces;

6 wherein said transaction switch is further configured
7 to switch a packetized data transaction from said
8 first of said plurality of packetized data
9 interfaces to said routing device.

1 65. The integrated circuit of claim 64, wherein said
2 transaction switch is further configured to switch an
3 addressed data transaction from said routing device to
4 said second of said plurality of addressed data
5 interfaces.

1 66. The integrated circuit of claim 63, wherein each of said
2 plurality of packetized data interfaces comprises a
3 packetized interface selected from a list comprising an
4 Ethernet interface, a FibreChannel interface, an IEEE
5 1394 interface, a SONET interface, an ATM interface, a
6 SCSI interface, a serial ATA interface, an OC-48
7 interface, and an OC-192 interface.

1

2025 RELEASE UNDER E.O. 14176

1 67. An InfiniBand hybrid channel adapter/switch,
2 comprising:
3 a plurality of InfiniBand ports;
4 at least one addressed data bus interface;
5 a memory, for buffering data received by said plurality
6 of InfiniBand ports and said at least one
7 addressed data bus interface;
8 a transport layer engine for routing said data between
9 said plurality of InfiniBand ports and said at
10 least one addressed data bus interface;
11 a plurality of transaction queues, associated with each
12 of said plurality of InfiniBand ports, said at
13 least one addressed data bus interface and said
14 transport layer engine, for storing transactions;
15 and
16 a transaction switch, coupled to said plurality of
17 transaction queues, configured to route said
18 transactions between said plurality of InfiniBand
19 ports, said at least one addressed data bus
20 interface and said transport layer engine.

1 68. The InfiniBand hybrid channel adapter/switch of claim
2 67, wherein at least a subset of said plurality of
3 transaction queues comprise an input queue for said

4 plurality of InfiniBand ports to post said transaction
5 to said switch.

1 69. The InfiniBand hybrid channel adapter/switch of claim
2 67, wherein said plurality of transaction queues
3 comprise an output queue for said transaction switch to
4 send said transaction to said plurality of InfiniBand
5 ports and said at least one addressed data bus
6 interface.

1 70. The InfiniBand hybrid channel adapter/switch of claim
2 67, wherein said at least one addressed data bus
3 interface is coupled to a data bus selected from a list
4 comprising a Rapid I/O bus, a VESA bus, an ISA bus, a
5 PCI bus, an LDT bus, an SDRAM bus, a DDR SDRAM bus, and
6 a RAMBUS.

1

1 71. A method of transferring data in a network device
2 comprising a plurality of packetized data devices, a
3 plurality_of_addressed_data_devices,_and_at_least_one
4 routing device, the method comprising:
5 switching a packetized data transaction from a first of
6 the plurality of packetized data devices to a
7 second of the plurality of packetized data
8 devices; and
9 switching an addressed data transaction from a first of
10 the plurality of addressed data devices to a
11 second of the plurality of addressed data devices.

1 72. The method of claim 71, wherein each of said switching
2 steps is performed substantially concurrently.

3 73. The method of claim 71, wherein said packetized data
4 transaction comprises a transaction associated with an
5 InfiniBand packet transmission.

6 74. The method of claim 71, wherein said addressed data
7 transaction comprises a transaction associated with a
8 PCI bus data transfer.

1 75. The method of claim 71, further comprising:
2 switching a packetized data transaction from one of the
3 plurality of packetized data devices to the
4 routing device.

1 76. The method of claim 71, further comprising:
2 switching an addressed data transaction from the
3 routing device to one of the plurality of
4 addressed data devices; and
5 switching a packetized data transaction from the
6 routing device to one of the plurality of
7 packetized data devices.

1 77. The method of claim 71, further comprising:
2 performing protocol translation in a transfer of data
3 between the packetized data interface and the
4 addressed data interface without double-buffering
5 the data.

1 78. The method of claim 71, further comprising:
2 parsing a packet and generating said packetized data
3 transaction prior to said switching said
4 packetized data transaction.

1

1 79. A transaction switch in a network device having a
2 buffer memory and plurality of data devices, including
3 packetized and addressed data devices, the transaction
4 switch comprising:
5 a buffer manager, for allocating portions of the buffer
6 memory to the plurality of data devices on an as-
7 needed basis;
8 a plurality of data paths, for providing the plurality
9 of data devices access to the buffer memory;
10 a mapping table, for storing packet destination
11 identification information;
12 a plurality of transaction queues, for transferring
13 transactions between the transaction switch and
14 the plurality of data devices; and
15 control logic, for selectively switching data between
16 the plurality of data devices based on said
17 mapping table information and in response to said
18 transactions.